Quick-Turnaround ASIC Design in VHDL

Quick-Turnaround ASIC Design in VHDL

by Mohamed S. Ben Romdhane

Book 367 of The Kluwer International Series in Engineering and Computer Science, VLSI, Computer Architecture and Digital Signal Processing --

Browse books you can read free on Readfeed

No club is reading this yet — be the first to start one

Start a club free
About
From the Foreword ... Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constituent canonical subtasks (e.g., IIR and FIR filters, FFTs) that can be reused in other subtasks. Design is then a problem of composing these core entities into a cohesive whole to provide both the intended functionality and the required performance. In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided will prove to be very useful. Overall, the authors have provided an up-to-date approach, doing a good job at getting performance out of high-level design. The methodology provided makes good use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific Signal Processors) project, and should be of great interest there, as well as to many industrial designers. Professor Jonathan Allen, Massachusetts Institute of Technology.

Discuss Quick-Turnaround ASIC Design in VHDL with other readers

Join or start a book club for Quick-Turnaround ASIC Design in VHDL on Readfeed. Live chat, shared reading progress, and AI discussion questions — free to get started.

Frequently asked questions

How do I join a book club for Quick-Turnaround ASIC Design in VHDL?

Sign up free on Readfeed, then browse public clubs or start your own club with Quick-Turnaround ASIC Design in VHDL as the current read. Invite friends with a share link and discuss together with live chat and AI discussion questions.

Can I discuss Quick-Turnaround ASIC Design in VHDL with other readers online?

Yes. Readfeed book clubs let you chat live, share progress, and join discussions about Quick-Turnaround ASIC Design in VHDL with readers worldwide — whether your club is virtual, in-person, or hybrid.

Is Readfeed free?

Yes. Creating an account and joining book clubs is free. Sign up to find readers who love the same books and start discussing today.