G. Feygin

• A multiprocessor architecture for Viterbi decoders with linear speed-up
• Survivor sequence memory management in Viterbi Decoders