Readfeed

Ahmed A. Jerraya

  • Behavioral Synthesis and Component Reuse with VHDLBehavioral Synthesis and Component Reuse with VHDL
  • Global specification and validation of embedded systemsGlobal specification and validation of embedded systems
  • System-Level SynthesisSystem-Level Synthesis
  • System-level synthesisSystem-level synthesis