Yue-Sheng Liu

Simulation and analysis of different switch architectures for interconnection networks in MIMD shared memory machines