Open menu
Sasan Iman
SystemVerilog Functional Verification
Logic Synthesis for Low Power VLSI Designs
Logic synthesis for low power VLSI designs
Step-by-step functional verification with SystemVerilog and OVM
System Verilog Functional Verification
The E hardware verification language
Feedback