Surrendra Dudani

• SVA
• SVA: The Power of Assertions in SystemVerilog