Lucas S. Heusler

• Transistor sizing for timing optimization of combinational digital CMOS circuits