Open menu
Michael Yoeli
Formal verification of hardware design
Verification of systems and circuits using LOTOS, Petri Nets, and CCS