Mehrdad Shahriari

• A gate-level timing model for SOI circuits