Readfeed

D. E. Thomas

1951

  • Logic design and verification using SystemVerilog : (revised)Logic design and verification using SystemVerilog : (revised)
  • Algorithmic and register-transfer level synthesisAlgorithmic and register-transfer level synthesis
  • The Verilog hardware description languageThe Verilog hardware description language