Open menu
D. E. Thomas
1951
Logic design and verification using SystemVerilog : (revised)
Algorithmic and register-transfer level synthesis
The Verilog hardware description language