David M. Russinoff

• Formal Verification of Floating-Point Hardware Design
• A formal language for the specification and verification of synchronous and asynchronous circuits
• Specification and verification of gate-level VHDL models of synchronous and asynchronous circuits