Peter Minns

• FSM-based digital design using Verilog HDL