Wilfredo Torres-Pomales

• A hardware implementation of a probably correct design of a fault-tolerant clock synchronization circuit
• A hardware implementation of a provably correct design of a fault-tolerant clock synchronization circuit
• An optimized implementation of a fault-tolerant clock synchronization circuit