Readfeed

Eby G. Friedman

  • Analog design issues in digital VLSI circuits and systemsAnalog design issues in digital VLSI circuits and systems
  • Clock distribution networks in VLSI circuits and systemsClock distribution networks in VLSI circuits and systems
  • High Performance Clock Distribution NetworksHigh Performance Clock Distribution Networks
  • High performance clock distribution networksHigh performance clock distribution networks
  • Multi-Voltage CMOS Circuit DesignMulti-Voltage CMOS Circuit Design
  • Multiple-voltage CMOS circuit designMultiple-voltage CMOS circuit design
  • On-chip inductance in high speed integrated circuitsOn-chip inductance in high speed integrated circuits
  • On-Chip Power Delivery and ManagementOn-Chip Power Delivery and Management
  • Power distribution networks in high speed integrated circuitsPower distribution networks in high speed integrated circuits
  • Power distribution networks with on-chip decoupling capacitorsPower distribution networks with on-chip decoupling capacitors
  • Power Distribution Networks with On-Chip Decoupling CapacitorsPower Distribution Networks with On-Chip Decoupling Capacitors
  • Timing optimization through clock skew schedulingTiming optimization through clock skew scheduling